|
|
Bimonthly Since 1986 |
ISSN 1004-9037
|
|
|
|
|
Publication Details |
Edited by: Editorial Board of Journal of Data Acquisition and Processing
P.O. Box 2704, Beijing 100190, P.R. China
Sponsored by: Institute of Computing Technology, CAS & China Computer Federation
Undertaken by: Institute of Computing Technology, CAS
Published by: SCIENCE PRESS, BEIJING, CHINA
Distributed by:
China: All Local Post Offices
|
|
|
|
|
|
|
|
|
|
Abstract
In the applications of DSP, multiplier plays major role in present generation. The mostly utilized is arithmetic’s multiplication. Hence in this paper the design and implementation of high speed modified kogge stone multiplier using ZFL is implemented. In this system inputs are taken as multiplier and multiplicand. 1’s and 0’s are identified from the both multiplier and multiplicand. To increase the speed of operation and minimize the switching energy factoring technique is applied. From the obtained product zeros are identified using ZFL (Zeros Finding Logic). To obtain the final product parallel prefix adder is utilized which minimizes the area. Compared with ripple carry multiplier and kogge stone multiplier effective outcome is obtained from the modified kogge stone multiplier.
Keyword
Kogge Stone Multiplier, Zero’s Finding Logic, Factoring technique, Parallel Prefix adder.
PDF Download (click here)
|
|
|
|
|