

## VEDIC MATHEMATICS BASED SQUARING CIRCUIT USING 32NM TECHNOLOGY

Swati Shetkar<sup>1</sup>, Sanjay Koli<sup>2</sup>

<sup>1</sup> Department of Electronic and communication, GHRCEM, Pune

<sup>2</sup> Research Guide ,Dept. of Electronic and communication, GHRCEM, Pune

**Abstract**— Vedic mathematics is centered on sixteen aphorisms/ Formulae and thirteen sub-aphorisms/ Formulae that touch almost all different chapters of mathematics. Out of these sutras, Dwandwayoga has a duplex property used to find a square of a number. This paper proposes a 32 nm technology-based optimized squaring circuit using the Vedic sutra in physical layout. The consequences are matched through an orthodox multipliers circuitry in addition to a Vedas multipliers circuitry that was premeditated by means of the Urdhvatiryagbhyam formulae. These proposed architecture shows a 94.41% improvement in power consumption over the conventional multiplier and shows 76.34% more than the Vedic multiplier. It also shows a remarkable 66.03% improvement in energy deferral product equated towards the Vedas multipliers and a 96.13% improvement than a conventional multiplier.

**Keywords**— Vedic mathematics, Dwandwayoga, square circuit, Vedic multiplier

### I. INTRODUCTION

Shree Swami B.K. Tirthaji (1884-1960) was Jagadguru Shankaracharya of Puri. He was a scholar in mathematics, English, and Sanskrit. Between 1911-1918 he rediscovered Vedic mathematics by writing 16 “Ganiti sutras” and 13 sub sutras [1]. These sutras and sub sutras are derived from Atharva Veda. Using these sutras one can solve different mathematical problems in a very short period of time without using pen and paper.

### II. VEDIC MATHEMATIC

For calculating the result of squaring a number, we can utilize the multiplier circuitry. There are two methods to calculate the multiplication of two numbers. one is the conventional method and the other is a Vedic multiplier using the Urdhvatiryagbhyam sutra.

conventional squaring part – According to the traditional process for squaring numbers, a multiplication technique is used in which the same number is multiplicand and multiplier. In this method shifting and adding processes take place as shown below.[2]

Vedic multiplication using Urdhvatiryagbhyam sutra- In this method multiplication process takes place as shown in figure 1. we get answers in one line as observed in figure 1. As depicted in figure 3, the necessary hardware components for a 4-bit Veda multipliers are as follows



As area and power consumption are important parameters in VLSI technology, designers are working on new techniques to increase the speed and reduce the power consumption along with area reduction. Squaring circuit is an important part of digital ALU and DSP units. Conventionally multiplier circuit is used for squaring and cubing functions, it is advantageous to use dedicated units that require less power. The use of Veda sutras in digitalized filtering and analysis applications improves overall performance by processors [6]. The squaring function is used in finding division, reciprocal, and in finding roots also. [7,8,9] computation of square is also used in encryption and decryption process, [10]. The author [11] used squaring technique in finding power series. while in [12] authors showed the proposed squaring technique of the Taylor series using the Karatsuba-Ofman Algorithm. In this technique, the Duplex property is not used to reduce algorithm complexity. Using this technique inverse trigonometric series is also calculated with lower AMED. In [13] squaring and cubing unit is designed and synthesized using Artisan 90 nm. Here result shows that 40% area is occupied compared to the general multiplier. In [14] squaring circuit is implemented using various adder circuits using VHDL and synthesized through Xilinx ISE 14.2i. It is found that carry look-ahead adder is more efficient.

#### IV. PROPOSED SYSTEM

For calculating the square of four bits, the Vedic sutra “Dwandwayog” can be used. Dwandwayog had a “Duplex combination” which can be used for finding the the result of squaring a number. Following depicts a method for calculating the squaring of the N bits numeral.

$$\text{E.g., } D(P) = P^2$$

$$D(PQ) = 2PQ$$

$$D(PQR) = 2PR + Q^2$$

$$D(PQRS) = 2PS + 2QR$$

$$D(PQRST) = 2PT + 2QS + R^2 \text{ and so on....}$$

As shown in the above equation D can be calculated as the summation of the squaring of the intermediate numeral as well as twice the multiplication of other parts. The result of the squaring of the numeral is calculated as follows.

$$(PQ)^2 = D(P) \mid D(PQ) \mid D(Q)$$

$$(PQR)^2 = D(P) \mid D(PQ) \mid D(PQR) \mid D(QR) \mid D(R)$$

$$(PQRS)^2 = D(P) \mid D(PQ) \mid D(PQR) \mid D(PQRS) \mid$$

$$D(QRS) \mid D(RS) \mid D(R)$$

Illustration: For odd number

$$(25)^2 = (PQ)^2 = D(P) \mid D(PQ) \mid D(Q)$$

$$= 4 \mid 20 \mid 25$$

$$= 4 \mid 20 \mid 25$$

$$= 625$$

For Even number

$$(12)^2 = (PQ)^2 = D(P) \mid D(PQ) \mid D(Q)$$

$$= 1 \mid 4 \mid 4$$

$$= 144$$

#### V. EXPERIMENTS AND EVALUATION RESULTS

Here 4 Bit Vedic squaring circuit (Using Dwandwayog Vedic sutra) architecture using 32nm technology is implemented using the EDA tool with the BSIM4 model. Also, 4 Bit Vedic

multiplier circuit (Using Urdhwatiryagbhyam sutra) is also implemented and compared with the Vedic squaring circuit. Synthesis results are depicted in Tab 1. Fig 4 describes a layout of Vedic square circuit using 32nm technology whereas Fig 5 depicts the layout of 4-bit Veda multiplier using 32 nm technology. Their corresponding output waveforms are shown in Figures 6 and 7 respectively. Parameter comparison is as shown in figures 7,8 9. Results are compared for constraints such as Delays, energy, and Energy-Deferment lay Products for different architectures.

**TABLE I. Analysis of Squaring circuits using a performance metric**

	<i>Area (<math>\mu\text{m}^2</math>)</i>	<i>Delay (ps)</i>	<i>Power(<math>\mu\text{w}</math>)</i>
Vedic multiplier	649.5	37.4	65.64
Conventional multiplier	-----	49.8	433
Vedic squaring circuit	138.7	53.7	15.532




Fig 4.Vedic square circuit in 32 nm technology layout




Fig.5:4-bitVedimultiplier 32 nm technology layout




Fig. 6. Vedic square circuit waveform




Fig.7. Vedic multiplier circuit waveform




Fig.8 Performance comparison of Power consumption




Fig 9. Performance comparison of Delay consumption




Fig. 10: Performance comparison of Power Delay Product

## VI CONCLUSION

In this paper area efficient, low-power-consuming square circuitry is devised from Vedic mathematics. The analyzed result revealed that Vedic sutras not only reduced hardware requirement but also improves the effectiveness by means of delays, energy ingesting, as well as range than these conventional circuit. The proposed design shows a 94.41% improvement in power consumption over the conventional multiplier and a 76.34 % improvement over the Vedic multiplier. It also shows a 66.03% improvement in energy delays product equated to the Veda multipliers and a 96.13 % improvement than a conventional multiplier. Hence the Proposed architecture offers great improvement in area and power.

## References

- [1] Jagadguru Shri Swami B.K. Tirathji Maharaj, "Vedic mathematics or sixteen simple Sutras from the Vedas", M.B. Varanasi (India)1965
- [2] McSorley O.L, "High-speed arithmetic in binary computers", Proceeding. IRE 49(1), 67 (1961)
- [3] Shetkar S., Waje M., " Power-Delay-Area Efficient Design and Implementation of Vedic Multiplier Using 14 nm Finfet Technology", ICCCE (2020) [https://doi.org/10.1007/978-981-16-7985-8\\_78](https://doi.org/10.1007/978-981-16-7985-8_78)
- [4] H. D. Tiwari, G. Gankhuyag, C. M. Kim, Y. B. Cho, "Multiplier design based on ancient Indian Vedic Mathematics", in Proceedings IEEE International SoC Design Conference, Busan, Nov. 24-25, 2008, pp. 65-68

- [5] V. Kunchigi, L. Kulkarni and S. Kulkarni, "Low Power Square and Cube Architectures Using Vedic Sutras," 2014 5th Intern Conf.on Signal and Image Processing, 2014, pp. 354-358, doi: 10.1109/ICSIP.2014.62.
- [6] Chidgupkar P., Karad M., "The Implementation of Vedic Algorithms in Digital Signal Processing", Global Journal of Engineering Edu., vol. 8, no. 2 pp. 153-158, 2004.
- [7] Taek-Jun K., Sondeen, J. Draper, J., "Floating-point division and square root implementation using a Taylor series expansion algorithm", Electronics circuits and systems ICECS 2008.15th IEEE International conference PP. 702-705, 31 August 2008 – 3 September 2008
- [8] K. Hwang, "computer Arithmetic: Principles, Architecture and Design", John Wiley and Sons, New York, 1978
- [9] Ercegovac M.D., Lang T., J. Muller, M. Tisserand A, "Reciprocation, Square root, inverse square root and some elementary functions using small multipliers", Computers IEEE Transactions on Vol 49, no 7, pp 628-637, July 2000
- [10] R.L. Rivest, A. Shamir, L. Adleman, "A method for obtaining digital signatures and public key cryptosystem", Commun ACM., Vol 21 no.2, pp 120-126, February 1978
- [11] Tiwari H.D., "Vedic processor based trigonometric calculations using power series," 5th International Conference on Advanced Computing and Communication Systems (ICACCS), 2019, pp. 118–123
- [12] Jajodia, Babita, Bajaj, Jasmine, "Squaring Technique using Vedic Mathematics." 10.21467/proceedings.114.75.(2021)
- [13] Aditya Deshpande, Jeffrey Draper, "Comparing squaring and cubing units with multipliers," 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 2012, pp. 466-469, doi: 10.1109/MWSCAS.2012.6292058
- [14] Dr. Nagaraju N, Shobhana S, Siva Ranjani G Sivagami S, "Design and Analysis of Squaring Circuit Using Various Adders", 2021 IRJET Vol 08 special issue Apr 2021 pp 159-163